Skip Navigation

IEICE Transactions on Information and Systems 2007 E90-D(3):685-687; doi:10.1093/ietisy/e90-d.3.685
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Request Permissions
Google Scholar
Right arrow Articles by MICHINISHI, H.
Right arrow Articles by HONDO, T.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

Copyright © 2007 The Institute of Electronics, Information and Communication Engineers

Regular Section -- Letters -- Dependable Computing

Detection of CMOS Open Node Defects by Frequency Analysis

Hiroyuki MICHINISHI1, Tokumi YOKOHIRA2, Takuji OKAMOTO1, Toshifumi KOBAYASHI3 and Tsutomu HONDO4

1 The authors are with the Faculty of Engineering, Okayama University of Science, Okayama-shi, 700–0005 Japan. E-mail: mitinisi{at}ee.ous.ac.jp, 2 The author is with the Faculty of Engineering, Okayama University, Okayama-shi, 700–8530 Japan., 3 The author is with SOC Division, Renesas Technology Corporation, Itami-shi, 664–8641 Japan., 4 The author is with Sharp Takaya Electronics Industry Co., Ltd., Okayama-ken, 719–0301 Japan.


  Abstract

A method to detect open node defects that cannot be detected by the conventional IDDQ test method has previously been proposed employing a sinusoidal wave superposed on the DC supply voltage. The present paper proposes a strategy to improve the detectability of the test method by means of frequency analysis of the supply current. In this strategy, defects are detected by determining whether secondary harmonics of the sinusoidal wave exist in the supply current. The effectiveness of the method is confirmed by experiments on two CMOS NAND gate packages (SSIs).

Key Words: current test, open node defect, floating gate defect, frequency analysis

Manuscript received September 8, 2006.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.